

Application No. 10/090,176

MXIC 1514-1
(P900234US)In the claims:

This listing of claims will replace all prior versions and listings of claims in the application:

1 1. (currently amended) An apparatus for bridging video formats from an incoming video stream,
 2 the input video stream characterized by an input frame rate, an input number of pixels per line,
 3 an input number of lines per frame, an input number of active pixels per line and an input
 4 number of active lines per frame; for display on a output display device, comprising:
 5 an input for an input video stream;
 6 an output for an output video stream for the output display;
 7 a buffer storing input pixels at the input clock rate, and outputting pixels for the output
 8 video stream;
 9 a reference clock source, and an output clock generator, responsive to the reference clock
 10 source, generating an output clock signal for the display, and using the clock signal producing a
 11 pixel clock determining pixel timing for the output video stream, a horizontal synchronization
 12 clock determining a line length in the output video stream, and a vertical synchronization clock
 13 determining a frame length in the output video stream; and
 14 bridge logic which produces the output video stream having an output frame rate
 15 matching the input frame rate, in which an output frame has at least one of a variable number of
 16 pixels per line within the output frame, and a variable number of lines per frame among output
 17 frames in the output video stream.

1 2. (currently amended) An apparatus for bridging video formats from an incoming video stream,
 2 the input video stream characterized by an input frame rate, an input number of pixels per line,
 3 an input number of lines per frame, an input number of active pixels per line and an input
 4 number of active lines per frame; for display on a output display device, comprising:
 5 an input for an input video stream;
 6 an output for an output video stream for the output display;
 7 a buffer storing input pixels at the input clock rate, and outputting pixels for the output
 8 video stream;

Application No. 10/090,176

MXIC 1514-1
(P900234US)

9 a reference clock source, and an output clock generator, responsive to the reference clock
10 source, generating an output clock signal for the display, and using the clock signal producing a
11 pixel clock determining pixel timing for the output video stream, a horizontal synchronization
12 clock determining a line length in the output video stream, and a vertical synchronization clock
13 determining a frame length in the output video stream; and
14 bridge logic which produces the output video stream having an output frame rate
15 matching the input frame rate, The apparatus of claim 1, wherein said bridge logic produces a
16 residue line within the output frame, the residue line having a length less than a minimum line
17 length, and distributes said residue line using a variable number of pixels per line within the
18 output frame.

1 3. (currently amended) An apparatus for bridging video formats from an incoming video stream,
2 the input video stream characterized by an input frame rate, an input number of pixels per line,
3 an input number of lines per frame, an input number of active pixels per line and an input
4 number of active lines per frame; for display on a output display device, comprising:

5 an input for an input video stream;

6 an output for an output video stream for the output display;

7 a buffer storing input pixels at the input clock rate, and outputting pixels for the output
8 video stream;

9 a reference clock source, and an output clock generator, responsive to the reference clock
10 source, generating an output clock signal for the display, and using the clock signal producing a
11 pixel clock determining pixel timing for the output video stream, a horizontal synchronization
12 clock determining a line length in the output video stream, and a vertical synchronization clock
13 determining a frame length in the output video stream; and

14 bridge logic which produces the output video stream having an output frame rate

15 matching the input frame rate, The apparatus of claim 1, wherein said bridge logic produces a
16 residue line within the output frame, the residue line having a length less than a minimum line
17 length, and accumulates said residue lines across multiple output frames until a number residue
18 pixel clock cycles accumulated is greater than a minimum number of pixels per line, and then
19 adds an extra line to an output frame in the output video stream.

Application No. 10/090,176

MXIC 1514-1
(P900234US)

1 4. (currently amended) An apparatus for bridging video formats from an incoming video stream,
2 the input video stream characterized by an input frame rate, an input number of pixels per line,
3 an input number of lines per frame, an input number of active pixels per line and an input
4 number of active lines per frame; for display on a output display device, comprising:
5 an input for an input video stream;
6 an output for an output video stream for the output display;
7 a buffer storing input pixels at the input clock rate, and outputting pixels for the output
8 video stream;
9 a reference clock source, and an output clock generator, responsive to the reference clock
10 source, generating an output clock signal for the display, and using the clock signal producing a
11 pixel clock determining pixel timing for the output video stream, a horizontal synchronization
12 clock determining a line length in the output video stream, and a vertical synchronization clock
13 determining a frame length in the output video stream; and
14 bridge logic which produces the output video stream having an output frame rate
15 matching the input frame rate. ~~The apparatus of claim 1,~~ in which the bridge logic matches the
16 input frame rate to the output frame rate by determining a number of lines plus a number of
17 pixels in the input video stream as an input delay, counting the input delay, and issuing a force
18 signal when the input delay is reached, and starting a first active line in a frame in the output
19 video stream synchronized with the output clock signal, in a next line after the force signal.

1 5. (original) The apparatus of claim 4, wherein said predetermined input delay is computed
2 periodically to account for variations in the input clock.

1 6. (currently amended) An apparatus for bridging video formats from an incoming video stream,
2 the input video stream characterized by an input frame rate, an input number of pixels per line,
3 an input number of lines per frame, an input number of active pixels per line and an input
4 number of active lines per frame; for display on a output display device, comprising:
5 an input for an input video stream;
6 an output for an output video stream for the output display;
7 a buffer storing input pixels at the input clock rate, and outputting pixels for the output
8 video stream;

Application No. 10/090,176

MXIC 1514-1
(P900234US)

9 a reference clock source, and an output clock generator, responsive to the reference clock
10 source, generating an output clock signal for the display, and using the clock signal producing a
11 pixel clock determining pixel timing for the output video stream, a horizontal synchronization
12 clock determining a line length in the output video stream, and a vertical synchronization clock
13 determining a frame length in the output video stream; and
14 bridge logic which produces the output video stream having an output frame rate
15 matching the input frame rate. The apparatus of claim 1, wherein said bridge logic determines a
16 normalized distance between the input video stream and the output video stream at a position in
17 an output line, and adjusts the number of pixels per output line in response to the normalized
18 distance.

1 7. (original) The apparatus of claim 6, wherein the logic increases the number of pixels per line if
2 the normalized distance is less than a minimum distance, decreases the number of pixels per line
3 if the normalized distance is greater than a maximum distance, else does not change the number
4 of pixels per line.

1 8. (currently amended) An apparatus for bridging video formats from an incoming video stream,
2 the input video stream characterized by an input frame rate, an input number of pixels per line;
3 an input number of lines per frame, an input number of active pixels per line and an input
4 number of active lines per frame; for display on a output display device, comprising:

5 an input for an input video stream;

6 an output for an output video stream for the output display;

7 a buffer storing input pixels at the input clock rate, and outputting pixels for the output
8 video stream;

9 a reference clock source, and an output clock generator, responsive to the reference clock
10 source, generating an output clock signal for the display, and using the clock signal producing a
11 pixel clock determining pixel timing for the output video stream, a horizontal synchronization
12 clock determining a line length in the output video stream, and a vertical synchronization clock
13 determining a frame length in the output video stream; and

Application No. 10/090,176

MXIC 1514-1
(P900234US)

14 bridge logic which produces the output video stream having an output frame rate
15 matching the input frame rate. The apparatus of claim 1, wherein said output clock source
16 dithers the output clock rate.

1 9. (currently amended) The apparatus of claim 1, wherein said output clock generator source
2 comprises a phase locked loop for synchronization with the input clock, and a frequency divider.

1 10. (currently amended) An apparatus for bridging video formats from an incoming video
2 stream, the input video stream characterized by an input frame rate, an input number of pixels
3 per line, an input number of lines per frame, an input number of active pixels per line and an
4 input number of active lines per frame; for display on a output display device, comprising:
5 an input for an input video stream;
6 an output for an output video stream for the output display;
7 a buffer storing input pixels at the input clock rate, and outputting pixels for the output
8 video stream;
9 a reference clock source, and an output clock generator, responsive to the reference clock
10 source, generating an output clock signal for the display, and using the clock signal producing a
11 pixel clock determining pixel timing for the output video stream, a horizontal synchronization
12 clock determining a line length in the output video stream, and a vertical synchronization clock
13 determining a frame length in the output video stream; and
14 bridge logic which produces the output video stream having an output frame rate
15 matching the input frame rate. The apparatus of claim 1, wherein said bridge logic includes
16 resources to set a lower bound input delay and an upper bound input delay, wherein the lower
17 and upper bound input delays are respective numbers of lines plus numbers of pixels in the input
18 video stream after a fixed point; to output a first active line in a frame of the output video stream
19 after a back porch number of lines in the output video stream after an output vertical
20 synchronization clock cycle; to insert a front porch number of lines in the output video stream
21 after a last active line in said frame of the output video stream; and to adjust the number of front
22 porch lines if the first active line in said frame in the output video stream is outputted before the
23 lower bound input delay or after the upper bound input delay.

Application No. 10/090,176

MXIC 1514-1
(P900234US)

1 11. (original) The apparatus of claim 1, wherein said bridge logic includes resources supporting a
2 plurality of bridging processes, and resources by which a user enables and disables selected
3 bridging processes in the plurality of bridging processes.

1 12. (original) A method for bridging an input video stream to an output video stream for a
2 display; comprising:
3 generating an output clock signal for the display, and using the output clock signal
4 producing a pixel clock determining pixel timing for the output video stream, a horizontal
5 synchronization clock determining a line length in the output video stream, and a vertical
6 synchronization clock determining a frame length in the output video stream;
7 causing an output frame supplied to the display using said output clock signal to have a
8 period substantially the same as a frame in the input video stream;
9 determining a number of pixel clock cycles in a residue line within the output frame; and
10 if the number of pixels clock cycles in the residue line is less than a minimum line length,
11 then distributing the pixel clock cycles of the residue line to other lines in the frame, by
12 providing a number of lines having a first number of pixel clock cycles, and a number of lines
13 having a second number of pixel clock cycles different than the first number.

1 13. (original) The method of claim 12, wherein the first number and the second number differ by
2 one pixel clock cycle.

1 14. (original) The method of claim 12, wherein the first number and the second number differ by
2 more than one pixel clock cycle.

1 15. (original) The method of claim 12, wherein said causing includes determining a number of
2 lines plus a number of pixels in the input video stream as an input delay, counting the input delay
3 after a fixed point, and issuing a force signal when the input delay is reached, and starting a first
4 active line in a frame in the output video stream synchronized with the output clock signal, in a
5 next line after the force signal.

Application No. 10/090,176

MXIC 1514-1
(P900234US)

1 16. (original) The method of claim 12, wherein the output video frame has a non-integer average
2 number of pixels per line.

1 17. (original) The method of claim 15, wherein the number of pixels in the input delay is non-
2 zero.

1 18. (original) The method of claim 12, wherein the input video frame has a ratio of a number of
2 lines per frame to a number of active lines per frame, and including adjusting said ratio by
3 making normally inactive lines into active blank lines.

1 19. (currently amended) A method for bridging an input video stream to an output video stream
2 for a display; comprising:
3 generating an output clock signal for the display, and using the output clock signal
4 producing a pixel clock determining pixel timing for the output video stream, a horizontal
5 synchronization clock determining a line length in the output video stream, and a vertical
6 synchronization clock determining a frame length in the output video stream;
7 causing an output frame supplied to the display using said output clock signal to have a
8 period substantially the same as a frame in the input video stream by determining a number of
9 lines plus a number of pixels in the input video stream as an input delay, counting the input delay
10 in the input video stream after a fixed point, and issuing a force signal when the input delay is
11 reached, and starting a first active line in a frame in the output video stream synchronized with
12 the output clock signal, in a next line after the force signal.

1 20. (original) The method of claim 19, wherein the number of pixels in the input delay is non-
2 zero.

1 21. (currently amended) A method for bridging an input video stream to an output video stream
2 for a display; comprising:
3 generating an output clock signal for the display, and using the output clock signal
4 producing a pixel clock determining pixel timing for the output video stream, a horizontal

Application No. 10/090,176

MXIC 1514-1
(P900234US)

5 synchronization clock determining a line length in the output video stream, and a vertical
6 synchronization clock determining a frame length in the output video stream;
7 causing an output frame supplied to the display using said output clock signal to have a
8 period substantially the same as a frame in the input video stream; and
9 determining a number of frames in a set of frames in the output video stream in which a
10 number of pixel clock cycles in a residue lines of the frames in the set reaches a minimum
11 number, and then inserting an extra line in one frame of said set of frames.

1 22. (original) The method of claim 21, wherein said determining and inserting includes:
2 accumulating pixel clock cycles from residue lines within output frames; and
3 when the accumulated number of pixel clock cycles is greater than a minimum number
4 for a line in the output video frame, inserting an extra line in the output video frame and
5 restarting said accumulating.

1 23. (original) The method of claim 21, wherein the set of frames has a non-integer average
2 number of lines per frame.

1 24. (original) The method of claim 21, wherein said causing and determining includes:
2 setting an lower bound input delay and an upper bound input delay, wherein the lower
3 and upper bound input delays are respective numbers of lines plus numbers of pixels in the input
4 video stream after a fixed point;
5 outputting a first active line in a frame of the output video stream after a back porch
6 number of lines in the output video stream after an output vertical synchronization clock cycle;
7 inserting a front porch number of lines in the output video stream after a last active line in
8 said frame of the output video stream; and
9 adjusting the number of front porch lines if the first active line in said frame in the output
10 video stream is outputted before the lower bound input delay or after the upper bound input
11 delay.

1 25. (original) The method of claim 24, wherein the number of pixels in one of the lower bound
2 input delay and upper bound input delay is non-zero.

Application No. 10/090,176

MXIC 1514-1
(P900234US)

1 26. (currently amended) A method for bridging an input video stream to an output video stream
2 for a display; comprising:

3 generating an output clock signal for the display, and using the output clock signal
4 producing a pixel clock determining pixel timing for the output video stream, a horizontal
5 synchronization clock determining a line length in the output video stream, and a vertical
6 synchronization clock determining a frame length in the output video stream;

7 setting an lower bound input delay and an upper bound input delay, wherein the lower
8 and upper bound input delays are respective numbers of lines plus numbers of pixels in the input
9 video stream;

10 outputting a first active line in a frame of the output video stream after a back porch
11 number of lines in the output video stream after an output vertical synchronization clock cycle;

12 inserting a front porch number of lines in the output video stream after a last active line in
13 said frame of the output video stream; and

14 adjusting the number of front porch lines if the first active line in said frame in the output
15 video stream is outputted before the lower bound input delay or after the upper bound input
16 delay.

1 27. (original) The method of claim 26, wherein the number of pixels in one of the lower bound
2 input delay and upper bound input delay is non-zero.

1 28. (currently amended) A method for bridging an input video stream to an output video stream
2 for a display; comprising:

3 generating an output clock signal for the display, and using the output clock signal
4 producing a pixel clock determining pixel timing for the output video stream, a horizontal
5 synchronization clock determining a line length in the output video stream, and a vertical
6 synchronization clock determining a frame length in the output video stream;

7 counting input active lines and pixels to determine a position in the input frame and
8 output active lines and pixels to determine a position in the output frame;

9 during outputting of active output lines, determining a normalized distance between the
10 position in the input frame and the position in the output frame; and

11 adjusting the number of pixels per line according to the normalized distance.

Application No. 10/090,176

MXIC 1514-1
(P900234US)

1 29. (original) The method of claim 28, including determining the normalized distance at the
2 beginning of output active lines.

1 30. (original) The method of claim 28, including adjusting the number of pixels per line at the
2 end of output active lines.

1 31. (original) The method of claim 28, including:
2 setting an lower bound input delay and an upper bound input delay, wherein the lower
3 and upper bound input delays are respective numbers of lines plus numbers of pixels in the input
4 video stream;
5 outputting a first active line in a frame of the output video stream after a back porch
6 number of lines in the output video stream after an output vertical synchronization clock cycle;
7 inserting a front porch number of lines in the output video stream after a last active line in
8 said frame of the output video stream; and
9 adjusting the number of front porch lines if the first active line in said frame in the output
10 video stream is outputted before the lower bound input delay or after the upper bound input
11 delay.

1 32. (currently amended) The method of claim 28, including:
2 causing an output frame supplied to the display using said output clock signal to have a
3 period substantially the same as a frame in the input video stream; and
4 determining a number of frames in a set of frames in the output video stream in which a
5 number of pixel clock cycles in a residue lines of the frames in the set reaches a minimum
6 number, and then inserting an extra line in one frame of said set of frames.

1 33. (original) The method of claim 32, wherein said determining and inserting includes:
2 accumulating pixel clock cycles from residue lines within output frames; and
3 when the accumulated number of pixel clock cycles is greater than a minimum number
4 for a line in the output video frame, inserting an extra line in the output video frame and
5 restarting said accumulating.

Application No. 10/090,176

MXIC 1514-1
(P900234US)

1 34. (original) The method of claim 32, wherein the set of frames has a non-integer average
2 number of lines per frame.

1 35. (original) The method of claim 28, wherein said generating includes dithering the frequency
2 of the output clock signal to provide a spread spectrum effect.

///

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.